foundry partners

Sarnoff TakeCharge Design Approach Delivers Chip I/O Size Reduction for Altera FPGAs

AttachmentSize
2004_06_Altera-FPGA.pdf16.68 KB