foundry partners

Toshiba Will Apply Sarnoff's TakeCharge IC Design Approach To Chip Processes Down To 65 Nanometer

AttachmentSize
2004_05_Toshiba-partner.pdf93.97 KB